Amanote Research
Register
Sign In
Formal Design and Verification of an Asynchronous SRAM Controller
doi 10.1109/acsd.2017.12
Full Text
Open PDF
Abstract
Available in
full text
Date
June 1, 2017
Authors
Victor Khomenko
Andrey Mokhov
Danil Sokolov
Alex Yakovlev
Publisher
IEEE
Related search
Formal Verification of Mixed Synchronous Asynchronous Systems Using Industrial Tools
Formal Verification of CHP Specifications With CADP Illustration on an Asynchronous Network-On-Chip
Proceedings - International Symposium on Asynchronous Circuits and Systems
Electronic Engineering
Engineering
Electrical
Formal Verification of Signal Programs: Application to a Power Transformer Station Controller
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Design and Simulation of Single Electron Transistor Based SRAM and Its Memory Controller at Room Temperature
International Journal of Integrated Engineering
Mechanics of Materials
Electronic Engineering
Industrial
Mechanical Engineering
Materials Science
Civil
Manufacturing Engineering
Electrical
Structural Engineering
Formal Specification and Verification
Efficient Design and Evaluation of Countermeasures Against Fault Attacks Using Formal Verification
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Formal Specification and Verification of CRDTs
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
A Novel Strategy for Formal Verication of Asynchronous Circuit Design in PAiD Tool
ECTI Transactions on Computer and Information Technology
Electronic Engineering
Information Systems
Computer Networks
Communications
Management
Electrical
Introducing H, an Institution-Based Formal Specification and Verification Language
Logica Universalis
Applied Mathematics
Logic
