Amanote Research

Amanote Research

    RegisterSign In

Microarchitecture-Level Power Management

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2002.1043326
Full Text
Open PDF
Abstract

Available in full text

Categories
HardwareElectronic EngineeringElectricalArchitectureSoftware
Date

June 1, 2002

Authors
A. IyerD. Marculescu
Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search

Microarchitecture Level Power and Thermal Simulation Considering Temperature Dependent Leakage Model

English

Microarchitecture in Focus

Osteoporosis International
MedicineEndocrinologyMetabolismDiabetes
2010English

FGF 23 and Trabecular Microarchitecture

Osteoporosis International
MedicineEndocrinologyMetabolismDiabetes
2019English

FGF23 and Bone Microarchitecture

Osteoporosis International
MedicineEndocrinologyMetabolismDiabetes
2019English

Design of Area-Efficient, Low-Quiescent-Current LDOs for Chip-Level Power Management

2007English

Automatic Application-Specific Microarchitecture Reconfiguration

2006English

Processor Microarchitecture: An Implementation Perspective

Synthesis Lectures on Computer Architecture
HardwareArchitecture
2010English

Radiological Microarchitecture of Hip Osteophytes

Osteoarthritis and Cartilage
Sports MedicineRheumatologyOrthopedicsBiomedical Engineering
2016English

Microarchitecture Evaluation With Physical Planning

2003English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy