Design of Area-Efficient, Low-Quiescent-Current LDOs for Chip-Level Power Management

doi 10.1109/isicir.2007.4441796
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Design of Adaptive Communication Channel Buffers for Low-Power Area-Efficient Network-On-Chip Architecture

2007English

Efficient Design of Rectifying Antennas for Low Power Detection

2011English

Frequency Scaling Based Power Efficient Current Source Design on FPGA

International Journal of Engineering and Advanced Technology
EngineeringComputer Science ApplicationsEnvironmental Engineering
2019English

Using Unified Power Format Standard Concepts for Power-Aware Design and Verification of Systems-On-Chip at Transaction Level

IET Circuits, Devices and Systems
ControlSystems EngineeringElectricalElectronic Engineering
2012English

Power Efficient and Secure IPV6 Robust Header Compression Technique for Low Power Wireless Personal Area Networks

International Journal of Computer Applications
2013English

Novel Approaches to Low Leakage and Area Efficient VLSI Design

2012English

Design of Low Power and Low Phase Noise Current Starved Ring Oscillator for RFID Tag EEPROM

Informacije MIDEM
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2019English

An Efficient Low Power Viterbi Decoder Design Using T-Algorithm

International Journal of Computer Applications
2013English

Design of Power Efficient Power Amplifier for B3G Base Stations

2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy