Design of Area-Efficient, Low-Quiescent-Current LDOs for Chip-Level Power Management

doi 10.1109/isicir.2007.4441796
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE