Application Mapping Algorithms for Mesh-Based Network-On-Chip Architectures

Journal of Supercomputing- Netherlands

doi 10.1007/s11227-014-1348-x

Full Text

Abstract

Available in

Date

Authors

Publisher

Springer Science and Business Media LLC

Related search

An Extended Diagonal Mesh Topology for Network-On-Chip Architectures

International Journal of Multimedia and Ubiquitous Engineering
Computer Science
2015English

BMM: A Binary Metaheuristic Mapping Algorithm for Mesh-Based Network-On-Chip

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2019English

Thermal Uniformity-Aware Application Mapping for Network-On-Chip Design

International Journal of Computer Applications
2014Romanian

A Technique for Low Energy Mapping and Routing in Network-On-Chip Architectures

2005English

OTA-based Neural Network Architectures With On-Chip Tuning of Synapses

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
1994English

Network on Chip Optimization Based on Surrogate Model Assisted Evolutionary Algorithms

2014English

Adaptive Virtual Channel Partitioning for Network-On-Chip in Heterogeneous Architectures

ACM Transactions on Design Automation of Electronic Systems
Computer Science ApplicationsElectronic EngineeringComputer GraphicsElectricalComputer-Aided Design
2013English

Approximation Algorithm for Process Mapping on Network Processor Architectures

2007English

Thermal/Performance Trade-Off in Network-On-Chip Architectures

2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy