Amanote Research
Register
Sign In
A Time-Multiplexed FPGA Overlay With Linear Interconnect
doi 10.23919/date.2018.8342171
Full Text
Open PDF
Abstract
Available in
full text
Date
March 1, 2018
Authors
Xiangwei Li
Abhishek Kumar Jain
Douglas L. Maskell
Suhaib A. Fahmy
Publisher
IEEE
Related search
Packet Switched vs. Time Multiplexed FPGA Overlay Networks
Design of FPGA Interconnect for Multilevel Metalization
Directional and Single-Driver Wires in FPGA Interconnect
Stereo Display With Time-Multiplexed Focal Adjustment
Achieving Super-Linear Speedup Across Multi-Fpga for Real-Time DNN Inference
Transactions on Embedded Computing Systems
Hardware
Architecture
Software
A Linear-Time Complex-Valued Eigenvalue Solver for Full-Wave Analysis of Large-Scale On-Chip Interconnect Structures
IEEE Transactions on Microwave Theory and Techniques
Electronic Engineering
Radiation
Electrical
Condensed Matter Physics
Designing a 3D Tree-Based FPGA: Optimization of Butterfly Programmable Interconnect Topology Using 3D Technology
Fpga Implementation of Linear LDPC Encoder
International Journal of Research in Engineering and Technology
Time-Multiplexed Multiple-Constant Multiplication
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
