Amanote Research
Register
Sign In
Design of FPGA Interconnect for Multilevel Metalization
doi 10.1145/611817.611841
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2003
Authors
Raphael Rubin
André DeHon
Publisher
ACM Press
Related search
Directional and Single-Driver Wires in FPGA Interconnect
A Time-Multiplexed FPGA Overlay With Linear Interconnect
System Level Interconnect Design for Network-On-Chip Using Interconnect IPs
Implementation of VLSI Interconnect Design
International Journal of Advanced Technology and Engineering Exploration
Multilevel Optimization of High Speed VLSI Interconnect Networks by Decomposition.
A State of the Art Multilevel Interconnect Technology and the Future Prospects
Seimitsu Kogaku Kaishi/Journal of the Japan Society for Precision Engineering
Mechanical Engineering
Design Approach for Fault Tolerance in FPGA Architecture
International Journal of VLSI Design & Communication Systems
Design of Conventional and Modified Router Design for NOC and Its FPGA Implementation
Communications on Applied Electronics
Designing a 3D Tree-Based FPGA: Optimization of Butterfly Programmable Interconnect Topology Using 3D Technology
