Leveraging the Geometric Properties of On-Chip Transmission Line Structures to Improve Interconnect Performance: A Case Study in 65nm
doi 10.1109/nocs.2013.6558408
Full Text
Open PDFAbstract
Available in full text
Date
April 1, 2013
Authors
Publisher
IEEE