Leveraging the Geometric Properties of On-Chip Transmission Line Structures to Improve Interconnect Performance: A Case Study in 65nm

doi 10.1109/nocs.2013.6558408
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

A Multistep Extrapolated S-Parameter Model for Arbitrary On-Chip Interconnect Structures

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2011English

Leveraging Lock Contention to Improve OLTP Application Performance

Proceedings of the VLDB Endowment
Computer Science
2016English

Trends in Emerging On-Chip Interconnect Technologies

IPSJ Transactions on System LSI Design Methodology
Electronic EngineeringComputer Science ApplicationsElectrical
2008English

3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-On-Chip Integration

Proceedings of the IEEE
Electronic EngineeringElectricalComputer Science
2001English

System Level Interconnect Design for Network-On-Chip Using Interconnect IPs

2003English

Measurement and Modeling of On-Chip Transmission Line Effects in a 400 MHz Microprocessor

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1998English

A Linear-Time Complex-Valued Eigenvalue Solver for Full-Wave Analysis of Large-Scale On-Chip Interconnect Structures

IEEE Transactions on Microwave Theory and Techniques
Electronic EngineeringRadiationElectricalCondensed Matter Physics
2009English

Foundation Engineering for Transmission Line Structures

2010English

Marquardt Inverse Modeling of the Residual Gravity Anomalies Due to Simple Geometric Structures: A Case Study of Chromite Deposit

Contributions to Geophysics and Geodesy
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy