System Level Interconnect Design for Network-On-Chip Using Interconnect IPs

doi 10.1145/639929.639953
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

Guest Editorial: System-Level Interconnect Prediction

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2003English

Trends in Emerging On-Chip Interconnect Technologies

IPSJ Transactions on System LSI Design Methodology
Electronic EngineeringComputer Science ApplicationsElectrical
2008English

Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs

2009English

Structural Characteristics of Carbon Nanofibers for On-Chip Interconnect Applications

Applied Physics Letters
AstronomyPhysics
2005English

Design of FPGA Interconnect for Multilevel Metalization

2003English

3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-On-Chip Integration

Proceedings of the IEEE
Electronic EngineeringElectricalComputer Science
2001English

Implementation of VLSI Interconnect Design

International Journal of Advanced Technology and Engineering Exploration
2018English

Architecture-Level Synthesis for Automatic Interconnect Pipelining

2004English

A Multistep Extrapolated S-Parameter Model for Arbitrary On-Chip Interconnect Structures

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy