A Scalable, Fixed-Shuffling, Parallel FFT Butterfly Processing Architecture for SDR Environment

IEICE Electronics Express - Japan
doi 10.1587/elex.10.20130905
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Reconfigurable Multi-Butterfly Parallel Radix-R FFT Processor

Journal of Data Analysis and Information Processing
2019English

A Scalable Process-Management Environment for Parallel Programs

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2000English

MPIAB: A Novel Agent Architecture for Parallel Processing

English

Area-Efficient FFT Processor for MIMO-OFDM Based SDR Systems

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2013English

Mapping Parallel FFT Algorithm Onto SmartCell Coarse-Grained Reconfigurable Architecture

2009English

Highly Scalable Parallel Processing of Extracellular Recordings of Multielectrode Arrays

2015English

A Novel Scalable Hybrid Architecture for MMOG

2013English

Linear Pixel Shuffling for Image Processing: An Introduction

Journal of Electronic Imaging
Electronic EngineeringMolecular Physics,Computer Science ApplicationsElectricalAtomicOptics
1993English

A Scalable Spam Filtering Architecture

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy