Amanote Research
Register
Sign In
Mapping Parallel FFT Algorithm Onto SmartCell Coarse-Grained Reconfigurable Architecture
doi 10.1109/asap.2009.33
Full Text
Open PDF
Abstract
Available in
full text
Date
July 1, 2009
Authors
Cao Liang
Xinming Huang
Publisher
IEEE
Related search
Regular Mapping for Coarse-Grained Reconfigurable Architectures
A Coarse-Grained Reconfigurable Architecture With Compilation for High Performance
International Journal of Reconfigurable Computing
Hardware
Architecture
A Hierarchical Context Organization of a Coarse-Grained Reconfigurable Architecture for Block Ciphers
Coarse-Grained Parallel Geometric Search
Journal of Parallel and Distributed Computing
Computer Networks
Hardware
Communications
Architecture
Theoretical Computer Science
Artificial Intelligence
Software
High-Level Programming of Coarse-Grained Reconfigurable Architectures
Reconfigurable Multi-Butterfly Parallel Radix-R FFT Processor
Journal of Data Analysis and Information Processing
Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Still Image Processing on Coarse-Grained Reconfigurable Array Architectures
Journal of Signal Processing Systems
Control
Systems Engineering
Information Systems
Signal Processing
Simulation
Hardware
Architecture
Modeling
Theoretical Computer Science
Optimization of Body Biasing for Variable Pipelined Coarse-Grained Reconfigurable Architectures
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
