Rapid Scheduling of Efficient VLSI Architectures for Next-Generation HSDPA Wireless System Using Precision C Synthesizer
doi 10.1109/iwrsp.2003.1207046
Full Text
Open PDFAbstract
Available in full text
Date
Unknown
Authors
Publisher
IEEE Comput. Soc