Amanote Research

Amanote Research

    RegisterSign In

VLSI Architectures for Block Matching Algorithms Using Systolic Arrays

IEEE Transactions on Circuits and Systems for Video Technology - United States
doi 10.1109/76.486421
Full Text
Open PDF
Abstract

Available in full text

Categories
Electronic EngineeringMedia TechnologyElectrical
Date

January 1, 1996

Authors

Unknown

Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search

VLSI Architecture for Motion Estimation Using the Block-Matching Algorithm

English

Block Matching Algorithms for Load Test Evaluation

English

VLSI Architectures for Mimo Detection

English

VLSI Architectures for WIMAX Channel Decoders

2009English

A Systolic VLSI Architecture for Complex SVD

English

Thinned Arrays Using Pattern Search Algorithms

Progress In Electromagnetics Research
2008English

Fast Algorithms for Parallel Architectures

1990English

Partial Shape Matching Using Genetic Algorithms

Pattern Recognition Letters
Signal ProcessingComputer VisionPattern RecognitionArtificial IntelligenceSoftware
1997English

Impedance Matching in VLSI Systems

2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy