Parallel AES Encryption Engine for Many Core Processor Arrays Using Masked S-Box

International Journal of Recent Contributions from Engineering, Science & IT (iJES)

doi 10.3991/ijes.v2i4.4194

Full Text

Abstract

Available in

Date

October 25, 2014

Authors

Dhanya Pushkaran

Publisher

International Association of Online Engineering (IAOE)

Related search

Double Security Using Dynamic S-Box Inside Aes Algorithm

International Journal of Engineering and Advanced Technology

Computer Science Applications

Environmental Engineering

English

A 345 mW Heterogeneous Many-Core Processor With an Intelligent Inference Engine for Robust Object Recognition

IEEE Journal of Solid-State Circuits

Electronic Engineering

English

FPGA Based Implementation of AES Encryption and Decryption With Low Power Multiplexer LUT Based S-Box

IOSR Journal of Electronics and Communication Engineering

English

A Methodology for Precise Comparisons of Processor Core Architectures for Homogeneous Many-Core DSP Platforms

English

GPU Acceleration for Simulating Massively Parallel Many-Core Platforms

IEEE Transactions on Parallel and Distributed Systems

Computational Theory

Signal Processing

English

Modified AES S-Box Based on Determinant Matrix Algorithm

International Journal of Advanced Research in Computer Science and Software Engineering

English

BiShard Parallel Processor: A Disk-Based Processing Engine for Billion-Scale Graphs

International Journal of Multimedia and Ubiquitous Engineering

Computer Science

English

CMOS-Memristor Hybrid Nanoelectronics for AES Encryption

English

Digital Image Encryption Using AES and Random Number Generator

Iraqi Journal for Electrical and Electronic Engineering

English