FPGA Based Implementation of AES Encryption and Decryption With Low Power Multiplexer LUT Based S-Box

IOSR Journal of Electronics and Communication Engineering
doi 10.9790/2834-1202015761
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IOSR Journals

Related search

Hardware Implementation of AES Encryption and Decryption System Based on FPGA

Open Cybernetics and Systemics Journal
ControlSystems EngineeringMathematics
2015English

A Steganographic Apps-Based Patient‟s Information Encryption-Decryption

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

New Version of AES-ECC Encryption System Based on FPGA in WSNs

Journal of Software Engineering
Software
2015English

FPGA Implementation of Encryption and Decryption of a Message Using Optimized Reconfigurable Reversible Gate

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

KED-AES Algorithm: Combined Key Encryption Decryption and Advance Encryption Standard Algorithm

International Journal of Advances in Applied Sciences
2019English

Modified AES S-Box Based on Determinant Matrix Algorithm

International Journal of Advanced Research in Computer Science and Software Engineering
2017English

Implementation of AES on FPGA

IOSR journal of VLSI and Signal Processing
2014English

Design and Implementation of Low Power Delay Locked Loop Using Multiplexer Based Phase Frequency Detector

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2020English

Verifiable Outsourced Decryption of Attribute-Based Encryption With Constant Ciphertext Length

Security and Communication Networks
Computer NetworksInformation SystemsCommunications
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy