Single-Cycle-Accessible Two-Level Caches and Compilation Technique for Energy Reducion

IPSJ Transactions on System LSI Design Methodology - Japan
doi 10.2197/ipsjtsldm.2.189
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Information Processing Society of Japan

Related search

Static Energy Reduction Techniques for Microprocessor Caches

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2003English

Interleaving Behavioral and Cycle-Accurate Descriptions for Reconfigurable Hardware Compilation

English

Dynamic Dictionary-Based Data Compression for Level-1 Caches

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2006English

Closed Relation Between Single-Particle Kinetic Energy and Electron Density in One-Dimensional Two-Level Systems

Acta Physica Polonica A
AstronomyPhysics
1992English

Mobile Source of High-Energy Single-Cycle Terahertz Pulses

Applied Physics B: Lasers and Optics
AstronomyPhysics
2010English

Writeback-Aware Partitioning and Replacement for Last-Level Caches in Phase Change Main Memory Systems

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2012English

CLU: Co-Optimizing Locality and Utility in Thread-Aware Capacity Management for Shared Last Level Caches

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2014English

Managing Distributed, Shared L2 Caches Through OS-Level Page Allocation

Proceedings of the Annual International Symposium on Microarchitecture, MICRO
HardwareEngineeringArchitecture
2006English

Energy Taxis in Escherichia Coli on the Single-Cell Level

Biophysical Journal
Biophysics
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy