Compression Architecture for Bit-Write Reduction in Non-Volatile Memory Technologies

doi 10.1109/nanoarch.2014.6880482
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Emerging Non-Volatile Memory Technologies Exploration Flow for Processor Architecture

2015English

A Novel Approach for Reduction of Blocking Effects in Low-Bit-Rate Image Compression

IEEE Transactions on Communications
Electronic EngineeringElectrical
1998English

Secure and Dynamic Memory Management Architecture for Virtualization Technologies in IoT Devices

Future Internet
Computer NetworksCommunications
2018English

Reconfigurable Electronics and Non-Volatile Memory Research

2015English

Design of Non-Volatile Phase Change Memory for FPGA Architectures

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Non-Volatile Memory Devices Based on Chalcogenide Materials

2009English

Poly(vinylidene Fluoride-Trifluoroethylene) Ferroelectric Polymer for Non-Volatile Memory Applications

English

Strong Electron Correlation Effects in Non-Volatile Electronic Memory Devices

English

Reconfigurable Architecture for Multi-Lead ECG Signal Compression With High-Frequency Noise Reduction

Scientific Reports
Multidisciplinary
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy