The Dual Processor Platform Architecture

doi 10.1145/3302506.3312481