Amanote Research

Amanote Research

  • Register
  • Sign In

Micro-Architecture Independent Analytical Processor Performance and Power Modeling

doi 10.1109/ispass.2015.7095782

Full Text

Abstract

Available in

Date

March 1, 2015

Authors

Sam Van den SteenSander De PestelMoncef MechriStijn EyermanTrevor CarlsonDavid Black-SchafferErik HagerstenLieven Eeckhout

Publisher

IEEE


Related search

A SysML and CLEAN Based Methodology for RISC Processor Micro-Architecture Design

International Journal of Embedded and Real-Time Communication Systems
Computer Science
2015English

Maximizing Heterogeneous Processor Performance Under Power Constraints

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2016English

Micro-Architecture Performance Estimation by Formula

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2005English

A Bus Architecture for Crosstalk Elimination in High Performance Processor Design

2006English

The Dual Processor Platform Architecture

2019English

A Novel Architecture for a High Performance Data Flow Digital Signal Processor.

English

Performance and Power Analysis of Time-Multiplexed Execution on Dynamically Reconfigurable Processor

2006English

Application-Driven Processor Design Exploration for Power-Performance Trade-Off Analysis

English

A Survey of Power Consumption Modeling for GPU Architecture

2016English

Amanote Research

Note-taking for researchers

Follow Amanote


© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy