Achieving High Performance in Bus-Based Shared-Memory Multiprocessors

IEEE Concurrency
doi 10.1109/4434.865891
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Locality-Information-Based Scheduling in Shared-Memory Multiprocessors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1996English

Cache Coherence Protocols in Shared-Memory Multiprocessors

2015English

Paging Tradeoffs in Distributed-Shared-Memory Multiprocessors

English

Evaluating Design Choices for Shared Bus Multiprocessors in a Throughput-Oriented Environment

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
1992English

Rsim: Simulating Shared-Memory Multiprocessors With ILP Processors

Computer
Computer Science
2002English

A Circular List Based Mutual Exclusion Scheme for Large Shared-Memory Multiprocessors

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
1997English

The Effects of Block Size on the Performance of Coherent Caches in Shared-Memory Multiprocessors

1993English

Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors

2000English

Trace Factory: Generating Workloads for Trace-Driven Simulation of Shared-Bus Multiprocessors

IEEE Concurrency
1997English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy