Amanote Research

Amanote Research

    RegisterSign In

Evaluating Design Choices for Shared Bus Multiprocessors in a Throughput-Oriented Environment

IEEE Transactions on Computers - United States
doi 10.1109/12.127442
Full Text
Open PDF
Abstract

Available in full text

Categories
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
Date

March 1, 1992

Authors
M.-C. ChiangG.S. Sohi
Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search

Achieving High Performance in Bus-Based Shared-Memory Multiprocessors

IEEE Concurrency
2000English

Trace Factory: Generating Workloads for Trace-Driven Simulation of Shared-Bus Multiprocessors

IEEE Concurrency
1997English

An Efficient Cache Design for Scalable Glueless Shared-Memory Multiprocessors

2006English

A Supernodal Cholesky Factorization Algorithm for Shared-Memory Multiprocessors

SIAM Journal of Scientific Computing
Computational MathematicsApplied Mathematics
1993English

Arbitration Schemes for Multiprocessor Shared Bus

2011English

Cache Coherence Protocols in Shared-Memory Multiprocessors

2015English

Paging Tradeoffs in Distributed-Shared-Memory Multiprocessors

English

Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors

2000English

Linear and Extended Linear Transformations for Shared-Memory Multiprocessors

Computer Journal
Computer Science
1997English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy