Partitioning and Scheduling DSP Applications With Maximal Memory Access Hiding

Eurasip Journal on Advances in Signal Processing - Germany
doi 10.1155/s1110865702205041
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Science and Business Media LLC

Related search

Impact of Memory Hierarchy on Program Partitioning and Scheduling

English

Hardware-Software Partitioning and Pipelined Scheduling of Transformative Applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2002English

Energy-Aware Variable Partitioning and Instruction Scheduling for Multibank Memory Architectures

ACM Transactions on Design Automation of Electronic Systems
Computer Science ApplicationsElectronic EngineeringComputer GraphicsElectricalComputer-Aided Design
2005English

Scheduling Memory Access on a Distributed Cloud Storage Network

2012English

Increasing Memory Utilization With Transient Memory Scheduling

2012English

Memory Access Pattern Analysis and Stream Cache Design for Multimedia Applications

English

Speculative Execution for Hiding Memory Latency

ACM SIGARCH Computer Architecture News
2005English

On-Chip Hardware Accelerator for DSP Applications

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Partitioning Surface Ligands on Nanocrystals for Maximal Solubility

Nature Communications
AstronomyGeneticsMolecular BiologyBiochemistryChemistryPhysics
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy