Speculative Execution for Hiding Memory Latency

ACM SIGARCH Computer Architecture News

doi 10.1145/1101868.1101877

Full Text

Abstract

Available in

Date

June 1, 2005

Authors

Antonio González

Publisher

Association for Computing Machinery (ACM)

Related search

Speculative Execution Plan for Multiple Query Execution Systems

Annales UMCS, Informatica

Spanish

Coarse-Grained Thread Pipelining: A Speculative Parallel Execution Model for Shared-Memory Multiprocessors

IEEE Transactions on Parallel and Distributed Systems

Computational Theory

Signal Processing

English

Dynamically Dispatching Speculative Threads to Improve Sequential Execution

Transactions on Architecture and Code Optimization

Information Systems

English

Using Speculative Execution for Fault Tolerance in a Real-Time System

English

SEED: A Statically Greedy and Dynamically Adaptive Approach for Speculative Loop Execution

IEEE Transactions on Computers

Computational Theory

Theoretical Computer Science

English

On the Parallelisation of McMc by Speculative Chain Execution

English

The Latency Hiding Effectiveness of Decoupled Access/Execute Processors

English

TMbarrier: Speculative Barriers Using Hardware Transactional Memory

English

Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors

English