Amanote Research

Amanote Research

    RegisterSign In

Optimization of Robust Asynchronous Circuits by Local Input Completeness Relaxation

doi 10.1109/aspdac.2007.358055
Full Text
Open PDF
Abstract

Available in full text

Date

January 1, 2007

Authors
Cheoljoo JeongSteven M. Nowick
Publisher

IEEE


Related search

Pipeline Optimization for Asynchronous Circuits: Complexity Analysis and an Efficient Optimal Algorithm

English

Multi-Threshold Asynchronous Pipeline Circuits

English

Local Completeness of Operator Algebras

Proceedings of the American Mathematical Society
MathematicsApplied Mathematics
1977English

Phase‐Field Relaxation of Topology Optimization With Local Stress Constraints

SIAM Journal on Control and Optimization
ControlApplied MathematicsOptimization
2006English

Efficient Failure Detection in Pipelined Asynchronous Circuits

English

Synthesis of Asynchronous Circuits Using Early Data Validity

English

Chemical Reaction Network Designs for Asynchronous Logic Circuits

Natural Computing
Computer Science Applications
2017English

De-Elastisation: From Asynchronous Dataflows to Synchronous Circuits

2015English

Robust Mutant Strain Design by Pessimistic Optimization

BMC Genomics
BiotechnologyGenetics
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy