A Bus Arbiter With Inter-Processor Synchronization for Parallel Processing of Operations

IEEJ Transactions on Electronics, Information and Systems- Japan

doi 10.1541/ieejeiss1987.109.2_57

Full Text

Abstract

Available in

Date

Authors

Publisher

Institute of Electrical Engineers of Japan (IEE Japan)

Related search

BiShard Parallel Processor: A Disk-Based Processing Engine for Billion-Scale Graphs

International Journal of Multimedia and Ubiquitous Engineering
Computer Science
2014English

High Speed Reference Bit Pattern Generation With Multi-Processor Parallel Processing

Transactions of the Society of Instrument and Control Engineers
1988English

A Novel Time Synchronization Method for Dynamic Reconfigurable Bus

VLSI Design
Electronic EngineeringComputer GraphicsHardwareElectricalArchitectureComputer-Aided Design
2016English

Tracking Control of a UAV With a Parallel Visual Processor

2017English

A Bus Architecture for Crosstalk Elimination in High Performance Processor Design

2006English

A Review on Reconfigurable Processor for Binary Image Processing.

International Journal of Advanced Research
2016English

The Design and Evaluation of a Common Bus Memory Access Processor.

English

The UCSC Kestrel Parallel Processor

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2005English

The Gop Parallel Image Processor

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1981English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy