A Bus Architecture for Crosstalk Elimination in High Performance Processor Design

doi 10.1145/1176254.1176314
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

A Novel Architecture for a High Performance Data Flow Digital Signal Processor.

English

SAGE: An Automatic Analyzing System for a New High-Performance SoC Architecture––processor-In-Memory

Journal of Systems Architecture
HardwareArchitectureSoftware
2004English

The Design and Evaluation of a Common Bus Memory Access Processor.

English

Design of a Multiprocessor High-Bandwidth Communication Gateway Based on a Protocol Processor Pool Architecture

English

A SysML and CLEAN Based Methodology for RISC Processor Micro-Architecture Design

International Journal of Embedded and Real-Time Communication Systems
Computer Science
2015English

High Performance Systolic Array Core Architecture Design for DNA Sequencer

MATEC Web of Conferences
Materials ScienceEngineeringChemistry
2018English

A Scheduling Algorithm for Asymmetric Processor Architecture

International Journal of Computer Applications
2010English

Bus Encoder for Crosstalk Avoidance in RLC Modeled Interconnects

International Journal of VLSI Design & Communication Systems
2012English

A System-Level Design Method for Cognitive Radio on a Reconfigurable Multi-Processor Architecture

2007English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy