System-Level Sub-20 Nm Planar and FinFET CMOS Delay Modelling for Supply and Threshold Voltage Scaling Under Process Variation
Journal of Low Power Electronics - United States
doi 10.1166/jolpe.2019.1590
Full Text
Open PDFAbstract
Available in full text
Date
March 1, 2019
Authors
Publisher
American Scientific Publishers