A CNFET Full Adder Cell Design for High-Speed Arithmetic Units

Turkish Journal of Electrical Engineering and Computer Sciences - Turkey
doi 10.3906/elk-1512-8
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Scientific and Technological Research Council of Turkey

Related search

High Speed Capacitor-Inverter Based Carbon Nanotube Full Adder

Nanoscale Research Letters
Materials ScienceNanotechnologyCondensed Matter PhysicsNanoscience
2010English

Design of a High Speed and Area Efficient Novel Adder for AES Applications

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

A Novel Quaternary Full Adder Cell Based on Nanotechnology

International Journal of Modern Education and Computer Science
2015English

Design of Quantum Circuit for Full Adder Using HNG Gate

International Journal of Engineering and Technology
Transfer ProcessesFluid FlowMechanical EngineeringAerospace Engineering
2020English

Optimized CMOS Design of Full Adder Using 45nm Technology

International Journal of Computer Applications
2016English

Accuracy-Configurable Adder for Approximate Arithmetic Designs

2012English

Efficient Serial Multiplier Design Using Ripple Counters,Kogge-Stone Adder and Full Adder

International Journal of Computer Applications
2013English

Low Power High Speed SQRT Carry Select Adder

IOSR journal of VLSI and Signal Processing
2012English

Design and Implementation of Low Power High-Speed 16-Bit Arithmetic Units Using Different Multipliers in Cadence Virtuoso Using 45nm Technology

International Journal of Advance Engineering and Research Development
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy