Optimized CMOS Design of Full Adder Using 45nm Technology

International Journal of Computer Applications
doi 10.5120/ijca2016909978
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Design of Low Power SAR ADC for ECG Using 45nm CMOS Technology

International Journal of VLSI Design & Communication Systems
2017English

Comparative Analysis of Low Power 10T and 14T Full Adder Using Double Gate MOSFET at 45nm Technology

International Journal of Computer Applications
2013English

Hazards and Glitch Power Reduction of CMOS Full Adder in 90nm Technology

CVR Journal of Science & Technology
2014English

Hazards and Glitch Power Reduction of CMOS Full Adder in 90nm Technology

CVR Journal of Science & Technology
2014English

Design and Simulation of Low Power 10T Full Adder Using Cadence 16nM Technology

International Journal for Research in Applied Science and Engineering Technology
2019English

Design and Analysis of CMOS Two Stage OP-AMP in 180nm and 45nm Technology

International Journal of Engineering Research and
2015English

Design and Analysis of Carry Look Ahead Adder Using CMOS Technique

IOSR Journal of Electronics and Communication Engineering
2014English

Efficient Serial Multiplier Design Using Ripple Counters,Kogge-Stone Adder and Full Adder

International Journal of Computer Applications
2013English

Design of an Efficient Current Mode Full-Adder Applying Carbon Nanotube Technology

International Journal of Modern Education and Computer Science
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy