Amanote Research
Register
Sign In
Clock-Biased Local Bit Line for High Performance Register Files
Electronics Letters
- United Kingdom
doi 10.1049/el.2012.0039
Full Text
Open PDF
Abstract
Available in
full text
Categories
Electronic Engineering
Electrical
Date
August 30, 2012
Authors
N. Gong
R. Sridhar
J. Wang
S. Jiang
Publisher
Institution of Engineering and Technology (IET)
Related search
Banked Multiported Register Files for High-Frequency Superscalar Microprocessors
Efficient Biased Random Bit Generation for Parallel Processing
Matching-Based Methods for High-Performance Clock Routing
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Copy Propagation Optimizations for VLIW DSP Processors With Distributed Register Files
Deadline-Constrained Clustered Scheduling for VLIW Architectures Using Power-Gated Register Files
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
On Line Secret Watermark Generation for Audio Files
International Journal of Computer and Electrical Engineering
Method for Improving Data Security in Register Files Based on Multiple Pipeline Restart
International Journal of Information Technology and Web Engineering
Computer Science
High Performance XML Parsing Using Parallel Bit Stream Technology
A Logic Circuit Simulation for Finding Identical or Redundant Files Using Counter and Register
Advances in Image and Video Processing
