Deadline-Constrained Clustered Scheduling for VLIW Architectures Using Power-Gated Register Files

Transactions on Architecture and Code Optimization - United States
doi 10.1145/2632218
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Association for Computing Machinery (ACM)

Related search

Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures

The Scientific World Journal
BiochemistryMedicineGeneticsMolecular BiologyEnvironmental Science
2013English

Copy Propagation Optimizations for VLIW DSP Processors With Distributed Register Files

English

A Robust Algorithm for Deadline Constrained Scheduling in IaaS Cloud Environment

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2018English

Power Constrained Test Scheduling Using Power Profile Manipulation

2001English

Scalable Sequence-Constrained Retention Register Minimization in Power Gating Design

2015English

Deadline Allocation in a Time-Constrained Workflow

International Journal of Cooperative Information Systems
Computer Science ApplicationsInformation Systems
2001English

Delay-Constrained Scheduling: Power Efficiency, Filter Design, and Bounds

English

Application Adaptive Energy Efficient Clustered Architectures

2004English

A Logic Circuit Simulation for Finding Identical or Redundant Files Using Counter and Register

Advances in Image and Video Processing
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy