Timing Verification of Dynamically Reconfigurable Logic for the Xilinx Virtex FPGA Series

doi 10.1145/503066.503068