Timing Verification of Dynamically Reconfigurable Logic for the Xilinx Virtex FPGA Series

doi 10.1145/503066.503068
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

Timing Verification of Dynamically Reconfigurable Logic for the Xilinx Virtex FPGA Series

2002English

Aspects of Dynamically Reconfigurable Logic

1999English

Exploration of Uninitialized Configuration Memory Space for Intrinsic Identification of Xilinx Virtex-5 FPGA Devices

International Journal of Reconfigurable Computing
HardwareArchitecture
2012English

An FPGA-Based Dynamically Reconfigurable Platform: From Concept to Realization

2006English

Real Time Morphological Image Contrast Enhancement in Virtex FPGA

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2001English

Dynamically Configurable Security for SRAM FPGA Bitstreams

International Journal of Embedded Systems
HardwareArchitectureSoftware
2006English

Resource Management for Dynamically-Challenged Reconfigurable Systems

2007English

A Temporal Bipartitioning Algorithm for Dynamically Reconfigurable FPGAs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2001English

Dynamically Reconfigurable Distributed Database Systems.

1988English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy