A Temporal Bipartitioning Algorithm for Dynamically Reconfigurable FPGAs
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/92.920836
Full Text
Open PDFAbstract
Available in full text
Date
February 1, 2001
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)