Amanote Research

Amanote Research

    RegisterSign In

Design and Realisation of DDR2 SDRAM Controller for Image Real-Time Processing Based on FPGA

DEStech Transactions on Computer Science and Engineering
doi 10.12783/dtcse/mcsse2016/10976
Full Text
Open PDF
Abstract

Available in full text

Date

June 21, 2017

Authors
Si-min GUANFan-liang BUGuang-di LIU
Publisher

DEStech Publications


Related search

Embedded Real-Time Image Processing System Based on DM6446+FPGA Architecture

Advanced Engineering Forum
2012English

Image Processing in Real-Time Computer Vision Systems Using FPGA

Keldysh Institute Preprints
2016English

An FPGA-based Architecture for Real Time Image Feature Extraction

2004English

Design of Digital PID Controller Based on FPGA

DEStech Transactions on Materials Science and Engineering
2017English

Design PD Functional Based FPGA Controller for FOD Systems

International Journal of Hybrid Information Technology
Computer Science
2017English

Research of Image Pre-Processing Algorithm Based on FPGA

International Journal on Smart Sensing and Intelligent Systems
ControlSystems EngineeringElectricalElectronic Engineering
2013English

Design of Central Processing Unit for Synchronization Using Image Sensors and FPGA

International Journal of Recent Trends in Engineering and Research
2018English

FPGA Based Time Domain Passivity Observer and Passivity Controller

2009English

Micro-Computer Based Digital Image Processing Systems for Real-Time Radiography

1986English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy