Hardware Implementation of OFDM System to Reduce PAPR Using Selective Level Mapping on FPGA

IOSR Journal of Electronics and Communication Engineering
doi 10.9790/1676-0710511
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IOSR Journals

Related search

FPGA Implementation of OFDM Transceiver

CVR Journal of Science & Technology
2013English

PAPR Reduction of OFDM Signal by Neural Networks Without Side Information and Its FPGA Implementation

IEEJ Transactions on Electronics, Information and Systems
Electronic EngineeringElectrical
2006English

Hardware Implementation of AES Encryption and Decryption System Based on FPGA

Open Cybernetics and Systemics Journal
ControlSystems EngineeringMathematics
2015English

Hardware Implementation of Artificial Neural Networks Using Back Propagation Algorithm on Fpga

International Journal of Research in Engineering and Technology
2016English

PAPR Reduction in MIMO-OFDM System Using Resource Block Technique

IOSR Journal of Electronics and Communication Engineering
2017English

A Review: Analysis of PAPR Reduction Techniques of OFDM System

Research & Development in Material Science
2018English

PAPR and BER Performances of OFDM System With Novel Tone Reservation Technique Over Frequency Non-Selective Fading Channel

Advances in Science, Technology and Engineering Systems
EngineeringAstronomyPhysicsManagement of TechnologyInnovation
2019English

Efficient Design of Selective Mapping and Partial Transmit Sequence Using T-Ofdm

IEEE Transactions on Vehicular Technology
Electronic EngineeringAutomotive EngineeringComputer NetworksApplied MathematicsCommunicationsElectricalAerospace Engineering
2020English

Efficient Application of Selected Mapping With Clipping for PAPR Reduction in OFDM Systems

Bonfring International Journal of Research in Communication Engineering
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy