Hardware Implementation of AES Encryption and Decryption System Based on FPGA

Open Cybernetics and Systemics Journal - Netherlands
doi 10.2174/1874110x01509011373
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Bentham Science Publishers Ltd.

Related search

FPGA Based Implementation of AES Encryption and Decryption With Low Power Multiplexer LUT Based S-Box

IOSR Journal of Electronics and Communication Engineering
2017English

New Version of AES-ECC Encryption System Based on FPGA in WSNs

Journal of Software Engineering
Software
2015English

Implementation of AES on FPGA

IOSR journal of VLSI and Signal Processing
2014English

FPGA Implementation of Encryption and Decryption of a Message Using Optimized Reconfigurable Reversible Gate

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

KED-AES Algorithm: Combined Key Encryption Decryption and Advance Encryption Standard Algorithm

International Journal of Advances in Applied Sciences
2019English

VHDL Implementation of AES-128 on FPGA

IJIREEICE
2015English

Encryption and Decryption of Messages in a Selected African Language Using Advanced Encryption Standard (Aes) Algorithm

JOURNAL OF COMMUNICATION
2018English

Implementation of Advanced Encryption Standard (AES) and QR Code Algorithm on Digital Legalization System

E3S Web of Conferences
EarthEnergyPlanetary SciencesEnvironmental Science
2018English

An Image Encryption Method Based on Chaos System and AES Algorithm

Journal of Supercomputing
HardwareInformation SystemsTheoretical Computer ScienceArchitectureSoftware
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy