Amanote Research

Amanote Research

    RegisterSign In

A Review on Multiplier Based on Reversible Logic Gate and Vedic Algorithm for Quantum Computing

International Journal of Engineering Research and
doi 10.17577/ijertv4is041138
Full Text
Open PDF
Abstract

Available in full text

Date

April 25, 2015

Authors

Unknown

Publisher

ESRSA Publications Pvt. Ltd.


Related search

A New Design of Multiplier Using Modified Booth Algorithm and Reversible Gate Logic

International Journal of Computer Applications Technology and Research
2013English

Reversible Computing in QCA Based on Toffoli Gate

2017English

Efficient Adder Circuits Based on a Conservative Reversible Logic Gate

English

Ratiometric Fluorescence Platform Based on Modified Silicon Quantum Dots and Its Logic Gate Performance

English

An Area Efficient and High Speed Reversible Multiplier Using NS Gate

International Journal of Engineering Research and Applications
2017English

Exact Gate Decompositions for Photonic Quantum Computing

Physical Review A
OpticsAtomicMolecular Physics,
2019English

Feasible Computation Based on Quantum Logic

SN Applied Sciences
2019English

Design of Pulse Detectors and Unsigned Sequential Multiplier Using Reversible Logic

International Journal of Computer Applications
2014English

Cloud Computing Resource Scheduling Research Based on the Improved Quantum Genetic Algorithm

2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy