Amanote Research

Amanote Research

    RegisterSign In

Efficient Adder Circuits Based on a Conservative Reversible Logic Gate

doi 10.1109/isvlsi.2002.1016879
Full Text
Open PDF
Abstract

Available in full text

Date

Unknown

Authors
J.W. BruceM.A. ThorntonL. ShivakumaraiahP.S. KokateX. Li
Publisher

IEEE Comput. Soc


Related search

Transistor Realization of Reversible Carry Skip Adder Circuits

International Journal of Computer Applications
2017English

A Review on Multiplier Based on Reversible Logic Gate and Vedic Algorithm for Quantum Computing

International Journal of Engineering Research and
2015English

Designing a Full Adder Circuit Based on Quasi-Floating Gate

Energy and Power Engineering
2013English

Enhanced Self Checking Carry Select Adder Using Dynamic Logic Based Full Adder

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2020English

Reversible Computing in QCA Based on Toffoli Gate

2017English

Design and Optizimation of Fast Adder Circuits Using Mixed CMOS Logic Styles

English

Efficient Reversible Arithmetic Logic Units Designs and Evaluation

2017English

Low Power Circuit for Brent-Kung Adder Based on Adiabatic Logic

International Journal of Advances in Signal and Image Sciences
2018English

A New Design of Multiplier Using Modified Booth Algorithm and Reversible Gate Logic

International Journal of Computer Applications Technology and Research
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy