The Optimization of Spacer Engineering for Capacitor-Less DRAM Based on the Dual-Gate Tunneling Transistor

Nanoscale Research Letters - Germany
doi 10.1186/s11671-018-2483-8
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Science and Business Media LLC

Related search

Design and Investigation of Dopingless Dual-Gate Tunneling Transistor Based on Line Tunneling

AIP Advances
NanotechnologyAstronomyPhysicsNanoscience
2019English

Gate Level Transistor Sizing by Nonlinear Optimization.

English

Diffusion Barrier Characteristics of TiSix/TiN for Tungsten Dual Poly Gate in DRAM

2006English

Capacitor-Less VAR Compensator Based on Matrix Converter

2010English

Dual-Gate Organic Field-Effect Transistor for pH Sensors With Tunable Sensitivity

Advanced Electronic Materials
OpticalElectronicMagnetic Materials
2018English

Design Optimization of NEMS Switches for Suspended-Gate Single-Electron Transistor Applications

IEEE Transactions on Nanotechnology
Electronic EngineeringNanotechnologyComputer Science ApplicationsElectricalNanoscience
2009English

Turnstile Operation Using a Silicon Dual-Gate Single-Electron Transistor

Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
EngineeringAstronomyPhysics
2003English

Airport Gate Reassignment Based on the Optimization of Transfer Passenger Connections

Journal of Traffic and Logistics Engineering
2015English

Monolayer MoSe₂-Based Tunneling Field Effect Transistor for Ultrasensitive Strain Sensing

IEEE Transactions on Electron Devices
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2020English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy