Amanote Research

Amanote Research

    RegisterSign In

Simultaneous Data Path and Clock Path Engineering Change Order for Efficient Timing Closure in Complex SOC

IOSR Journal of VLSI and Signal Processing
doi 10.9790/4200-0703013541
Full Text
Open PDF
Abstract

Available in full text

Date

May 1, 2017

Authors
L. ShanthalaDr. R. Jayagowri
Publisher

IOSR Journals


Related search

Simultaneous Step-Size and Path Control for Efficient Transient Noise Analysis

Mathematics in Industry
2010English

Clock Tree Synthesis With Data-Path Sensitivity Matching

2008English

Empirical Simultaneous Confidence Regions for Path-Forecasts

SSRN Electronic Journal
2010English

Cooperative Path Planning for Timing-Critical Missions

English

On Timing-Independent False Path Identification

2010English

Sample Path Large Deviations for Order Statistics

Journal of Applied Probability
MathematicsStatisticsUncertaintyProbability
2011English

Sample Path Large Deviations for Order Statistics

Journal of Applied Probability
MathematicsStatisticsUncertaintyProbability
2011English

Climate Change, System Change, and the Path Forward

English

A Third-Order Low-Distortion Delta-Sigma Modulator With Opamp Sharing and Relaxed Feedback Path Timing

IEICE Transactions on Electronics
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy