Amanote Research
Register
Sign In
Clock Tree Synthesis With Data-Path Sensitivity Matching
doi 10.1109/aspdac.2008.4484001
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2008
Authors
Matthew R. Guthaus
Dennis Sylvester
Richard B. Brown
Publisher
IEEE
Related search
Analysis of Clock Trees for Optimization Through Multi Point Clock Tree Synthesis
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Low-Power Clock Tree Synthesis for 3d-ICs
ACM Transactions on Design Automation of Electronic Systems
Computer Science Applications
Electronic Engineering
Computer Graphics
Electrical
Computer-Aided Design
Simultaneous Data Path and Clock Path Engineering Change Order for Efficient Timing Closure in Complex SOC
IOSR Journal of VLSI and Signal Processing
Multi-Path Decision Tree
Data-Path Synthesis of VLIW Video Signal Processors
OCV-aware Top-Level Clock Tree Optimization
Matching-Based Methods for High-Performance Clock Routing
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Stable Sets in Matching Problems With Coalitional Sovereignty and Path Dominance
Journal of Mathematical Economics
Applied Mathematics
Economics
Econometrics
A System for Approximate Tree Matching
IEEE Transactions on Knowledge and Data Engineering
Computational Theory
Computer Science Applications
Information Systems
Mathematics
