Amanote Research
Register
Sign In
Area Efficient Asynchronous SDM Routers Using 2-Stage Clos Switches
doi 10.1109/date.2012.6176710
Full Text
Open PDF
Abstract
Available in
full text
Date
March 1, 2012
Authors
Doug Edwards
Jim Garside
W. J. Bainbridge
Publisher
IEEE
Related search
K-Selector-Based Dispatching Algorithm for Clos-Network Switches
Energy-Efficient High-Performance Routers
Improved Bounds on Nonblocking 3-Stage Clos Networks
SIAM Journal on Computing
Mathematics
Computer Science
Area-Delay Efficient Flipping 2-D DWT Structure Using PEB Booth Multiplier
International Journal of Computer Applications
Area & Power Optimization of Asynchronous Processor Using Xilinx ISE & Vivado
International Journal of Information Engineering and Electronic Business
Strictly Nonblocking Three-Stage Clos Networks With Some Rearrangeable Multicast Capability
IEEE Transactions on Communications
Electronic Engineering
Electrical
Secure and Efficient Asynchronous Broadcast Protocols
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
An Efficient Parallel IP Lookup Technique for IPv6 Routers Using Multiple Hashing With Ternary Marker Storage
African Journal of Information & Communication Technology
Cost-Efficient Symbol Detection Scheme for SDM-OFDM Systems
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
