Automatic Interconnection Rectification for SoC Design Verification Based on the Port Order Fault Model

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/tcad.2002.805723
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search