Automatic Interconnection Rectification for SoC Design Verification Based on the Port Order Fault Model

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States

doi 10.1109/tcad.2002.805723