A Design Flow for Application-Specific Networks on Chip With Guaranteed Performance to Accelerate SOC Design and Verification

doi 10.1109/date.2005.11