Performance and Power Analysis of Time-Multiplexed Execution on Dynamically Reconfigurable Processor

doi 10.1109/ipdps.2006.1639431
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Multiple Processor Scheduling With Optimum Execution Time and Processor Utilization Based on the SOSA

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs

English

Implementing a Protected Zone in a Reconfigurable Processor for Isolated Execution of Cryptographic Algorithms

2009English

Aspects of Dynamically Reconfigurable Logic

1999English

The Reconfigurable Arithmetic Processor

ACM SIGARCH Computer Architecture News
1988English

Reconfigurable Synchronized Dataflow Processor

English

Design of Dynamically Reconfigurable Real-Time Software Using Port-Based Objects

IEEE Transactions on Software Engineering
Software
1997English

Application-Driven Processor Design Exploration for Power-Performance Trade-Off Analysis

English

A Run Time Reconfigurable Co-Processor for Elliptic Curve Scalar Multiplication

2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy