Amanote Research
Register
Sign In
Reconfigurable Synchronized Dataflow Processor
doi 10.1109/aspdac.2000.835062
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
H. Sasaki
H. Maruyama
H. Kobayashi
T. Nakamura
H. Tsukioka
N. Shoji
Publisher
IEEE
Related search
Consistency Analysis of Reconfigurable Dataflow Specifications
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
The Reconfigurable Arithmetic Processor
ACM SIGARCH Computer Architecture News
A High Speed Image Processor With Variable Function Reconfigurable Pipeline Processor
IEEJ Transactions on Electronics, Information and Systems
Electronic Engineering
Electrical
Quasi-Static Scheduling of Reconfigurable Dataflow Graphs for DSP Systems
Reconfigurable Multi-Butterfly Parallel Radix-R FFT Processor
Journal of Data Analysis and Information Processing
A Review on Reconfigurable Processor for Binary Image Processing.
International Journal of Advanced Research
Reconfigurable Fpga Based Soft-Core Processor for Simd Applications
Asian Journal of Pharmaceutical and Clinical Research
Pharmacology
Pharmaceutical Science
A Reconfigurable Optoelectronic Interconnect Technology for Multi-Processor Networks
Using a CSP Based Programming Model for Reconfigurable Processor Arrays
