Efficient Hardware Implementations of BRW Polynomials and Tweakable Enciphering Schemes

IEEE Transactions on Computers - United States
doi 10.1109/tc.2011.227
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Hardware Implementations of Computer-Generated Holography: A Review

Optical Engineering
EngineeringOpticsAtomicMolecular Physics,
2020English

Architectural Design of Random Number Generators and Their Hardware Implementations

AL-Rafdain Engineering Journal (AREJ)
2014English

A Memory Efficient Hardware Based Pattern Matching and Protein Alignment Schemes for Highly Complex Databases

International Journal on Smart Sensing and Intelligent Systems
ControlSystems EngineeringElectricalElectronic Engineering
2017English

Non-Determinism and Overcount on Modern Hardware Performance Counter Implementations

2013English

Special Issue on Hardware Implementations of Soft Computing Techniques

Applied Soft Computing Journal
Software
2004English

Hardware Schemes for Early Register Release

English

Efficient Organization of Control Structures in Distributed Implementations

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1994English

High-Speed Hardware Architecture for Implementations of Multivariate Signature Generations on FPGAs

Eurasip Journal on Wireless Communications and Networking
Computer NetworksComputer Science ApplicationsSignal ProcessingCommunications
2018English

Implementations of Mesh Refinement Schemes for Particle-In-Cell Plasma Simulations

Computer Physics Communications
HardwareAstronomyPhysicsArchitecture
2004English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy