Amanote Research
Register
Sign In
High-Speed Hardware Architecture for Implementations of Multivariate Signature Generations on FPGAs
Eurasip Journal on Wireless Communications and Networking
- United States
doi 10.1186/s13638-018-1117-2
Full Text
Open PDF
Abstract
Available in
full text
Categories
Computer Networks
Computer Science Applications
Signal Processing
Communications
Date
May 2, 2018
Authors
Haibo Yi
Zhe Nie
Publisher
Springer Science and Business Media LLC
Related search
From Software Threads to Parallel Hardware in High-Level Synthesis for FPGAs
A Fundamental Study of Ultrahigh-Speed Hardware Architecture for Particle Swarm Optimization
Journal of Signal Processing
Hardware Demonstration of High-Speed Networks for Satellite Applications.
High Speed Optical Wavefront Sensing With Low Cost FPGAs
Measurement Science Review
Control
Systems Engineering
Biomedical Engineering
Instrumentation
Special Issue on Hardware Implementations of Soft Computing Techniques
Applied Soft Computing Journal
Software
Efficient Uses of FPGAS for Hardware Implementation of Data Encryption Standard
The International Conference on Electrical Engineering
Architecture-Adaptive Routability-Driven Placement for FPGAs
High Speed Pipelined Architecture for Adaptive Median Filter
International Journal of MC Square Scientific Research
Semantic Motion Signature for Segmentation of High Speed Large Displacement Objects
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
