Performance Enhancement in Phased Logic Circuits Using Automatic Slack-Matching Buffer Insertion

doi 10.1145/988952.989051
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

Leveraging Protocol Knowledge in Slack Matching

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science ApplicationsComputer GraphicsComputer-Aided DesignSoftware
2006English

Performance Analysis of High Speed Domino CMOS Logic Circuits

International Journal of Computer Applications
2014English

Performance Enhancement Analysis of an Isolated DC-DC Converter Using Fuzzy Logic Controller

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2017English

Evolutionary Synthesis of Logic Circuits Using Information Theory

Artificial Intelligence Review
LinguisticsLanguageArtificial Intelligence
2003English

Performance Limits of Nanoelectromechanical Switches (NEMS)-Based Adiabatic Logic Circuits

Journal of Low Power Electronics and Applications
Electronic EngineeringElectrical
2013English

A Coarse-Grain Phased Logic CPU

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2005English

Automatic Prevention of Buffer Overflow Vulnerability Using Candidate Code Generation

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2018English

Automatic Configuration Selection Using Ontology Matching Task Profiling

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2012English

Simultaneous Slack Budgeting and Retiming for Synchronous Circuits Optimization

2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy