Highly Scalable and WF-tunable Ni(Pt)Si/SiON TOSI-gate CMOS Devices Obtained in a CMP-less Integration Scheme

doi 10.7567/ssdm.2006.j-8-1
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Japan Society of Applied Physics

Related search

Progress and Challenges in the Direct Monolithic Integration of III–V Devices and Si CMOS on Silicon Substrates

2009English

Scalable Hybrid Microelectronic-Microfluidic Integration of Highly Sensitive Biosensors

International Symposium on Microelectronics
2018English

3D Integration of Planar Crossbar Memristive Devices With CMOS Substrate

Nanotechnology
Mechanics of MaterialsElectronic EngineeringMechanical EngineeringMaterials ScienceNanoscienceElectricalBioengineeringNanotechnologyChemistry
2014English

Spin-Hall Topological Hall Effect in Highly Tunable Pt/Ferrimagnetic-Insulator Bilayers

English

Integration of a Gate Electrode Into Carbon Nanotube Devices for Scanning Tunneling Microscopy

Applied Physics Letters
AstronomyPhysics
2005English

Effect of Poly/SiON Gate Stack Combined With Thin BOX and Ground Plane for Low VTH and Analog Applications of FDSOI Devices

2008English

Synthesis of Hollow Pt-Ni Nanoboxes for Highly Efficient Methanol Oxidation

Scientific Reports
Multidisciplinary
2019English

Pt-Ni Alloy Catalysts for Highly Selective Anti-Markovnikov Alkene Hydrosilylation

Science China Materials
Materials Science
2018English

Highly Tunable and Scalable Fabrication of 3D Flexible Graphene Micropatterns for Directing Cell Alignment

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy