Understanding Charge Traps for Optimizing Si-Passivated Ge nMOSFETs

doi 10.1109/vlsit.2016.7573367

Related search